
System-level interfaces
4
NS9750B-A1 Datasheet 03/2006
System-level interfaces
Figure 1 shows the NS9750B-A1 system-level hardware interfaces.
Figure 1: System-level hardware interfaces
NS9750B-A1 interfaces
Ethernet MII/RMII interface to an external
PHY
System Memory interface
– Glueless connection to SDRAM
– Glueless connection to buffered
PC100 DIMM
– Glueless connection to SRAM
– Glueless connection to Flash memory
or ROM
PCI muxed with CardBus interface
USB host or device interface
I
2
C interface
50 GPIO pins muxed with:
– Four 8-pin-each serial ports, each
programmable to UART or SPI
– 1284 port
– Up to 24-bit TFT or STN color and
monochrome LCD controller
– Tw o e x t ern a l D M A c h a n n e l s
– Four external interrupt pins
programmed to rising or falling edge,
or to high or low level
– Sixteen 16-bit or 32-bit programmable
timers or counters
– Two control signals to support USB
host
JTAG development interface
Clock interfaces for crystal or external
oscillator
– System clock
– USB clock
Clock interface for optional LCD external
oscillator
Power and ground
NS9750B-A1
I
2
C
Serial
1284
USB Host control
LCD
Ext. DMA control
Ext. IRQ
Timers/Counters
Clocks & Reset
JTAG
Ethernet
Controls
Data
Address
PCI/Cardbus
Power & Ground
GPIO
System
Memory/
Peripheral
USB Host or Device
Kommentare zu diesen Handbüchern